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ABSTRACT 
in the electronic model for tides and storm surges, input data 
representing meteorological conditions (e.g. atmospheric-pressure field 
and wind field) for a certain period is stored in the memory first. 
Then the data is fed into each grid of the model simultaneously, with 
the electronic smoothing of time-increments in the data. Unlike a 
conventional numerical model, the whole dynamic computation is carried 
out without step-by-step procedures so that the differential (not 
difference) equations are solved. 
This paper describes an electronic memory system for such a purpose. 
The main part of the system consists of N-channel MOS RAMs in large-
scale integrated circuits, with DACs at the last stage, and control 
circuits. The system has a single 8-bit parallel input, and 144 channels 
of analogue opto-electronic outputs each of which can produce different 
functions simultaneously. 
The input data can take either the form of Fi(t)^ y or F^CXfY^t' 
but the outputs are always in the form of ^^(t)^ y; where x and y 
represent a position in the sea and t represents time. The conversion 
of the forms is carried out by the control circuits during the input-
data feeding. 
The system has enough capacity to handle the 100 km meteorological 
grids covering the seas around the British Isles, and to feed the 
meteorological input into the 'sea grids' several of which are contained 
in each meteorological grid. The system can store the hourly input data 
for 10 days which is sufficient for most storm surge analyses. The full 
data feeding takes about one minute with an optical tape-reader. The 
output data can be repeatedly produced with a typical period of 10 milli 
seconds which is enough to solve all the equations. 
The system can also produce tidal components for the model, and has 
also been designed to be usable as a random access memory for conven-
tional digital data having about 35K addresses. 
The system is contained in a cabinet of 50 x 35 x 22 cm', with a 
power supply cabinet having the same dimensions. The AC power supply 
input requires about 156w. 
This paper has been written to describe the design and performance of 
the input memory system, and also as a guide to its operation and 
servicing. 
1. INTRODUCTION 
The 'electronic model for tides and storm surges' (Ref. 1) contains 
an 'input memory'. This is a system by which a set of input data (e.g. 
atmospheric pressure data) is stored before it is fed into the main com-
putation circuit in the model. Fig. 1 shows the position of the input 
memory in the model. 
METEOROLOGICAL 
INPUT DATA 
METEOROLOGICAL 
INPUT-DATA 
PROCESSING 
SYSTEM 
SURGE 
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INPUT MEMORY 
MAIN OUTPUT-DATA 
COMPUTATION 
-a*— PROCESSING 
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Fig. 1 Input memory in the electronic model for tides and storm surges 
(a greatly simplified illustration). 
The main requirements for the input memory are:-
1. To store a set of input data (about 200K bits in a digital form) for 
a certain period (say 10 railli seconds minimum, and 1 hour maximum); 
2. To generate a set of simultaneous analogue current outputs (different 
waveforms in say 140 channels to drive up to 600 optoelectronic 
couplers); and 
3. To rearrange the input data into a suitable form for the model, in a 
minimum time (ideally during the input-data feeding) . 
The most particular requirement, compared with a conventional memory, is 
2, while 1 and 3 are not unusual. It is more economical, therefore, to 
construct a memory for the required conditions rather than to modify a 
standard memory. 
In an earlier design, an optoelectronic-mechanical system was used 
for the input memory. Since 1972, a totally electronic system had been 
used successfully (Ref. 2), until an accident near the end of 1978 (a high 
voltage line touched the power supply line of tlie memory) . On this 
occasion, it was decided to redesign the input memory using more up-to-
date components and techniques, although the alterations to its interface 
circuits and physical construction were minimized. This paper describes 
the design and performance of the new input memory. A guide to its 
operation and servicing is also included. 
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Table 1 shows a comparison of the new and previous input memories. 
The main improvements to the now input memory are the increase of reso-
lution in a waveform representation; the increase of store capacity; and 
the capability of a random data treatment (the memory can now be used as 
a general purpose data store within the system). The power supply for 
the new input memory has also been improved electronically and physically, 
with a more elaborate circuit protection facility. 
The true cost 6f the new input memory is lower than the previous 
memory, considering the value of money. This is due to the use of large-
scale integrated circuits which are mass-produced for micro-processors. 
Table 1 Main improvements of the new memory over the previous memory. 
New memory Previous memory 
Resolution (bits/value) 8 C 
Time increments 
(per channel) 256 200 
Total memory bits 295K 168K 
Digital output terminals Data bus Not available 
General-purpose data-
handling capability 
Random and 
sequential 
Sequential only 
Memory type N-channel MOS 
LSI RAM 
CMOS SSR 
Waveform monitor output 2V pk-pk 200mV pk-pk 
Main clock Internal, 10 MHz External, 10 kHz 
Power 
supply 
For digital +5V +5V, -5V, -12V 
For analogue +12V, -12V +12V, -12V, -1.5V 
Regulator Switching type 
& linear type Linear type 
Cooling Natural convection Motor fans 
Total AC input 
power 165W 25 OW 
Case dimensions 50 X 35 X 22 cm* 50 X 70 X 22 cm* 
Circuit protections a High dc-voltage 
shut down (100ns) 
b 240V ac-line 
shut down (50ms) 
c Audible alarm 
d Power-supply 
protections 
Power-supply 
protections only 
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2. FUNDAMENTAL DESIGN 
2.1 Data rearrangements 
Fig. 2 shows the timing diagram of the main data rearrangements. 
Data can be processed in five different modes 
Sequential write mode 1 
Sequential write mode 2 
Sequential read mode 0 
Sequential read mode 1 
Random write/read mode 
Sequential write mode 1 has been prepared to write the following 
set of data. 
xi(to), XgCt^) Xl43(to) : 
XiCt^), xgfti) Xl43(ti) : 
^0^^255^' ^1^^255^' ^2^^255' ^143^^255^' 
where x (t ) represents a value for station x and at time t . The data 
is fed into the system in this order, but all^the values related to x are 
written in channel n of the memory, keeping the order of t within each 
section. 
Sequential write mode 2 has been prepared to write the following 
set of data. 
Xo(ti), Xo**?) (^255): 
X^tt^), x^tti), x^ttg) x* (tggg); 
^143(^0)' ^143(^1)' ^143(^2) ^143^^255^' 
where x (t ) has the same definition as in the previous example. The data 
is fed into the system in this order, and all the data related to is 
written in channel n of the memory, keeping the order within each set. 
Note: When the writing has been completed, the written data by modes 
1 and 2 become the same in the memory. 
The actual data is a vector quantity, and the other component 
y^(t^) is treated in the same way as above examples. 
Sequential read mode 0 has been prepared to read the data written 
in all the channels of the memory simultaneously, keeping synchronized 
so that all the values related to t are read at the same time. Values 
m 
within each channel are read in the order of t , t^, tg 
reading is automatically cycled without a breaic. 
^255" 
Sequential read mode 1 is similar to mode 0, but with intervals 
having a period equivalent to 256 increments. 
Random write/read mode is a conventional arrangement. Each value 
of data is written in a particular address which is specified by an 
address code. The written data is read by giving the appropriate address 
code. 
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Fig. 2 Five modes of data rearrangement by the input memory. 
2.2 System structure 
Fig. 3 shows the fundamental structure of the input memory system. 
This consists of:-
Memory units (144 channel identical), 
Address bus and data bus with switching circuits. 
Sequential-code generator, 
Data/address separator, and 
Control circuit with a clock. 
The input to the system is always digital (bit-parallel and word-serial) , 
but the output of the system is digital (the same form as the input) and 
analogue (simultaneous reading of all the channels). 
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Fig. 3 Fundamental structure of the input memory system. 
A set of data and their addresses, if any, are fed into the same 
input terminals of the system. If an input is random, with addresses, 
the data and addresses are separated by the data/address separator, and 
fed into the data bus and address bus respectively. If an input is 
sequential, without addresses, the data is fed directly (by-passing the 
data/address separator) into the data bus. In this case, their addresses 
are internally generated by the address generator following the order of 
arrival of each value in the data, and fed into the address bus. 
Each memory channel consists of a 2K x 8 RAM, a set of switches and 
a DAC. In a write mode, the switches are closed so that the input data 
is fed into both the RAM and DAC. The address codes enter into all the 
RAMs in the system simultaneously. However, the control circuit works 
so that only one address accepts an input value at a time. Since all 
the DACs are connected to the,data bus in a write mode, the input data 
can be monitored in an analogue form through the DACs. 
In a read mode, all switches in the memory channel are opened so 
that the written data in each RAM can only be fed into each DAC (note, 
the data written in each DAC is different) . Each DAC drives up to 
6 units of LEDs contained in optoelectronic couplers. 
2.3 Fundamental circuit arrangements for the 5 modes 
The system works in five different modes of operation (listed in 
2.1) according to the control circuit. The fundamental circuit arrange-
ment for each mode is shown in Figs. 4 to 7*. Throughout these figures, 
essential control circuits only are shown for simplicity. 
Each RAM chip has a chip-enable terminal (CE) and read/write 
control terminal (R/W), other than data terminals and address terminals. 
The five different modes of operation can be obtained by using different 
combinations of CE and R/W, with respect to timing and chips concerned 
(280 units in all). 
The start and end of any write mode is programmed by special codes 
on an input tape, and any read mode follows automatically, immediately 
after the completion of a write operation. The choice of one of the 
write modes, and the choice of one of the read modes, are carried out 
manually by selecting the control switches. 
The write clock, in any write mode, enters from an external system 
(e.g. a tape reader) and is synchronized with a data entry. The read 
clock, in any sequential mode, is generated by an internal clock. The 
read clock in a random mode can be chosen either from an external or 
internal source. 
*Common symbols are used for ICs in Figs, 4 to 7 and Fig- 10 (the 
circuit diagram in chapter 3). For example, 93(3) indicates IC type 
7493, and package no. 3 within the same type. If only one type of IC 
is used in the system, package no. is omitted. Also 93(3)/? indicates 
pin no. 7 in the same package. 
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Sequential write mode 1 (Fig. 4) 
Three code generators are used in this mode. 
The 1st code generator consists of 93(3). This is driven directly 
by the write clock, and generates 16 different 4-bit codes sequentially 
(one code per clock pulse). This output is fed into channel selectors 
154(1) to 154(9) so that one channel of each selector is selected at a 
time. Only one channel throughout all the 154s can be selected, when 
the CE terminal of a particular 154 is activated at the same time. 
The 2nd code generator consists of 93(4). This is driven by the 
16th code output of 93(3), and generates 9 different 4-bit codes 
sequentially (one code per 16 clock pulses) . This output is fed into 
another channel selector, 42, so that one channel of this selector is 
activated at a time. The combined effect of the 1st and 2nd code 
generators activates only one output terminal throughout all the 154s 
(144 terminals in all). 
The 3rd code generator consists of 93 (1) and 93(2) . This is driven 
by the 141th output of the 154s, and generates 256 different 8-bit codes 
sequentially (one code per 140 clock pulses) . This output is fed into 
the address bus to which all the RAMs are connected (140 sets in all). 
The combined effect of this output and the output of the 154s selects 
only one address throughout all the RAMs at a time, and this is acti-
vated by a clock pulse through a delay circuit and the R/w terminal. 
The 11th output of 42^  is used for driving 93(1) and 93(2), and 
for resetting 93(3) and 93 (4) . 
• ABCD CE 
R / W 
144 
CHANNELS 
CHANNELS 
J1 
ABCD 
START 
CODE J9 
93(2) 
WRITE 
CLOCK 
42 
RAM 
( 0 ) 
93(4) 
R A M 
(143) 
93(1) 
93(3) 
154(1) 
154(9) 
Fig. 4 Sequential write mode 1. 
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Sequential write mode 2 (Fig. 5) 
Again three code generators are used in this mode, but in a different 
combination from the write mode 1. 
The 1st code generator consists of 93(1) and 93(2). This is driven 
directly by the write clock, and generates 255 different 8-bit codes (one 
code per clock pulse) . This output is fed into the address bus of the 
RAMs so that one address of each RAM is selected at a time. Only one 
address throughout the RAM can be selected, when the CE terminal of a 
particular RAM is activated. 
The 2nd code generator consists of 93 (3) . This is driven by the 
256th code of the 1st code generator, and generates 15 different 4-bit 
codes (one code per 256 clock pulses) . This output is fed into channel 
selectors 154(1) to 154(9) so that one of 15 channels in each 154 is 
selected at a time. Only one channel throughout all the 154s can be 
selected, when the CE terminal of a particular 154 is activated. 
The 3rd code convertor consists of 93(4) . This is driven by the 
16th code output of 93(3) , and generates 9 different 4-bit codes (one 
code per 4096 clock pulses). This output is fed into 154(1) to 154(9) 
so that one of the 154s is selected at a time. The combined effect of 
1st, 2nd and 3rd code generators selects only one address throughout all 
the RAMs at a time, and this address is activated by a clock pulse 
through the delay circuit and the R/W terminal. 
CE ABCD 
R/W 
144 
CHANNELS CHANNEL 
J1 
ABCD 
J9 
WRITE 
CLOCK 
93(2) 
93(4) 
93(3) 
RAM 
( 0 ) 
RAM 
(143) 154(9) 
93(1) 
154(1) 
42 
STOP 
Fig. 5 Sequential write mode 2. 
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Sequential read modes 0 and 1 (Fig. 6) 
Once data is written, by either sequential write mode 1 or 2, there 
is no difference in the order of written data in the memory. Therefore, 
any sequential read mode can be applied to read the memory written by 
either sequential write mode 1 or 2. 
For sequential read mode 0, one code generator, consisting of 93 (1) 
and 93(2) , is used. This is driven by the read clock, through a gate 
which can be ignored in this mode, and generates 256 different 8-bit 
codes (one code per clock pulse) . The output of the code generator is 
fed into the data bus to which all the RAMs are .connected so that they 
are read simultaneously, data written in each set of RAM (256 words) 
being read sequentially. The reading data is cycled without a break 
until it is stopped externally. 
For sequential read mode 1, two code generators are used. The 
first code generator consists of 93 (1) and 93(2) . This works in the 
same way as that in sequential read mode 0, except the gate is activated 
in this mode. The second code generator consists of 93(3), 93(4) and 
93(5). This is driven directly by the write clock, and generates one-
bit code (or an on-or-off code) , its on-period and off-period being 
equal to the period of 256 clock pulses. This output is fed into the 
above-mentioned gate, so that the reading data is cycled at intervals 
until the cycling is stopped externally. 
93(1) 
4 
/ / 
D t 
93(2) / 
CHANNELS 
I 
CLOCK 
93 3 
B IN 
RAM 
143) 93(5) 93(4) 
Fig. 6 Sequential read modes 0 and 1. 
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Random write/read mode (Fig. 7) 
An input for the random read mode of this system must have the 
format shown in Fig. 7 . at the input terminal of the system. This parti-
cular format is used for other parts within the model, and simplifies 
its hardware. If arbitrary input is given, this must be converted into 
the specified format before it is fed into the memory system. 
Three registers with a timing circuit are used for converting this 
bit-parallel word-serial form into bit-parallel word-parallel form. 
The 1st register, consisting of 75(1) and 75(2), is used for holding 
address Al (8-bit word) . This output is fed into the addresses of all 
the RAMs through the data bus. Only one address throughout all the RAMs 
can be selected at a time, if a particular RAM is activated through its 
CE terminal. 
The 2nd register, consisting of 75(3) and 75(4), is used for holding 
address A2 (another 8-bit word). The output of this register is divided 
into two parts: 4 least-significant bits and 4 most-significant bits. 
The 1st part is fed into selector 154(1) to 154(9) in parallel so that 
a particular terminal within each 154 is selected. Only one particular 
terminal throughout all the 154s can be selected at a time, when a parti-
cular 154 is activated through its CE terminal. The 2nd part of the 
register output is fed into another selector, 42, so that one of its 
9 channels, which are connected to 154 (1) to 154(9), is selected. The 
combined effect of the 1st and 2nd registers selects only one address 
throughout all the RAMs at a time. 
CE 
Fl R / W 
144 
CHANNELS 
CHANNELS 
P2 
F3 
> DATA BUS 
TIMING 
CIRCUIT 
42 
WRITE/ 
READ 
CLOCK 
75(3) 
75(5,6) 
75(4) 
RAM 
(143) 
INPUT 
(ADDRESS 
& DATA) 
154(9) 
RAM 
(0 ) 
75(1,2) 
154(1) 
8 
Fig. 7 Random write/read mode. 
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The 3rd register, consisting of 75(5) and 75(6), is used for holding 
data D (8-bit word) . This output is fed into all the RAMs through the 
data bus. Since only one address throughout all the RAMs is already 
selected, the data is written into this address by activating this 
address through its CE terminal. 
The operation of the random read mode is carried out in a similar 
way to its write mode. A set of address codes, Al and A2, from which 
the data should be read, is fed into the system through its input 
terminal so that a particular address is selected. The written data 
in this address is read through the data bus by activating the RAMs. 
L Section (n-1) Section n Section (n+1) ( Address Data Space 
Al A2 D -
Fig. 8 Format of input for the random write/read mode. 
One section corresponds to 4 clock pulses, 
each sub-section corresponds to one clock pulse. 
Each sub-section consists of a parallel 8-bit code, 
'2.4 Choice of a memory type 
The following conditions are required for the type of RAMs in this 
application:-
The whole memory can be divided into sections of (8-bit X n m 
addresses) each of which can be controlled separately, where 
n > 140 and m > 200; 
2_. The leakage currents of all the input terminals of the memories 
should be small; 
_3. The number of control terminals per section should be small; 
The number of different power supply voltages and the total 
power dissipation should be small; and 
The total cost should be small. 
Requirement ^  is due to a large number of terminals connected to a 
single data bus which is driven by a small number of output circuits. 
Requirements 2 and ^  are due to the use of a large number of components. 
Requirement _5 is obviously due to a limited budget. 
AM9112 (AM Device), Intel 2112A, Signetics 2112 and TMS4043 (Texas 
Instruments) can meet the range of requirements. They are essentially 
the same type as a 256-word by 4-bit random access memory element using 
N-channel MOS devices integrated on a monolithic array. It has only 
two control terminals, other than address and data terminals, and is 
operated by a single +5V power supply requiring 150 mW. The input 
leakage currents of these devices, however, differ between manufacturers, 
AM9112 and Intel 2112A being considerably less than others. Taking into 
account the availability in this country at the time of designing, there-
fore, AM9112 has been chosen. At the time of purchase, the price of this 
device was £1.50 each (+300 quantity). 
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2.5 Choice of a type of DAC and output circuit 
The analogue output of the input memory is required to drive up to 
6 LEDs (forward current approximately mA each) in series with the 
maximum current of 12 mA (8 mA dc bias +4 mA pk-pk signal) . The 
physical size of a DAC in this application should be small due to the 
limited space on the circuit board. The cost of each DAC should be 
small, because this is the most expensive single component in the 
system and 144 units of them have to be used. For these reasons, only 
monolithic type 8-bit DACs were considered. For example. 
AD7523 
MC1408L 
DAC-08CQ 
NE5007N 
ZN425E 
(AD Device) 
(Motorola) 
(PMI) 
(Signetics) 
(Ferranti) 
£1.71 (100+ price) 
2.17 
2 .26 
2.40 
3.50 
Since the output current required exceeds the maximum current of 
any of these DACs, it is necessary to add a current amplifier, and to 
use power supply voltages other than +5V. The combination of NE5007N 
and 741 (an OP amplifier) has been chosen, taking into account the 
best availability. Note AD7523 requires an external component which 
makes the highest total cost in these examples. 
NE5007N has negative and positive output-current terminals which 
can be chosen for the purpose. The polarity of the bias current can 
also be chosen, when it is added to the signal current through the 
input of the 741. These make four different combinations as shown in 
Fig. 9. By considering the format of the programme (described in a 
separate paper) , the circuit shown in the 2nd column of Fig. 9 has 
been chosen. 
RESPONSE TO A 
POSITIVE-GOING 
STEP INPUT . 
(DIGITAL) \ 
CURRENT 
OUTPUT 
/ 
OPTICAL 
OUTPUT 
VOLTAGE 
OUTPUT 
IN A GRIP 
DAC 
— 9 - VVVv— 
vVSi%-
DAC ZL 
I 
l > r 
/ 
• M -
+E_ 
B" 
DA3r-T^(^>—i4 / 
Fig. 9 Possible combinations of the output-circuit configurations. 
• B : Bias S : Signal 
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3. CIRCUIT DESCRIPTION 
Pig. 10 shows the circuit diagram of the input memory, except its 
power supply. This circuit includes the five circuits shown in Figs. 4, 
5, 6 and 7, and other peripheral circuits. The peripheral circuits are 
as follows 
Switches 
The five different modes of operation are obtained by using several 
manual and automatic switches which are controlled by the former. The 
manual switches are:-
Sequential-or-random switch, 
Write mode switch (1 or 2), 
Read-period selection switch (1, 2 or 3) , and 
Start switch. 
The first switch is on the rear panel, and the rest of the switches are 
on the front panel. 
The automatic switches consist of 20 sets of 1-pole 2-way logic 
switches, contained in five IC packages, 157 (1) to 157 (5) , and eight 
sets of on-off switches contained in 4016(1) and 4016(2) . The first 
16 sets are used for switching between sequential and random modes. The 
last 4 sets of 2-way switches and all the on-off switches are used for 
switching between write and read modes. 
Clock 
The clock consists of a crystal (10 MHz ± 10 ppm) and two units of 
04 (3) (in a linear operation with two IK feed-back resistors). The 
frequency is reduced by 90(1) to 90 (4) and 93 (4) and 93 (6) to nf, nf/2 
and nf/3, where n can be chosen (by an internal semi-fixed switch) to 
be 1 MHz, 100 kHz or 10 kHz. The final choice of the frequency is 
carried out by the read-period selector switch. 
Tape-control circuit 
This circuit consists of 121(3), 2/3 of 00, 30, 1/2 of 04(2), 
121(2) and 1/2 of 93(5). The timing diagram for this circuit is shown 
in Table 10. 
When switch START is activated manually, 121(3) generates a pulse. 
This sets the FF, consisting of 00, to a state which starts an external 
tape-reader. 121(3) also generates another pulse at the same time, and 
this pulse sets the output of 93(5) low. The start code (1111 1111) on 
the tape is then decoded by 30, and enters into 93 (5) through 121 (1) . 
This sets the output of 93 (5) high. when the tape-reading has been 
completed, the end code (again 1111 1111) on the tape is detected by 30. 
This enters into 93 (5) and sets its output low. At the same time, 
121(2)/6 generates a reset signal, RST, and this enters into 00/13 just 
before the output of 93(5) is lowered. The signal from the 00/11 resets 
the FF so that the tape-reader is stopped. When the whole system is 
switched on for the first time, a pulse is generated at 04 (2) /lO, and 
this resets the whole control circuit. 
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Write/Read signal generator 
Several parts of the memory control circuit require a set of 
voltages by which the write or read mode of the whole system is indi-
cated. This signal is generated by 93 (5) (low in a write mode and high 
in a read mode), and is shown as CSW in Fig. 10. The complementary 
signal to this signal is also generated by 04(1)/8,9, and is shown as 
CSW in Fig. 10. The state of CSW is indicated by a red LED on the 
front panel; e.g. an ON state of this LED indicates that the whole 
system is in a read mode. 
R/W-terminal control signal 
Bach RAM requires a signal to control its R/W terminal. This 
signal should be high in a read mode, and low for about 100 ns after 
every one words has entered into the memory. Such a signal is generated 
by passing the write clock through a pulse delay circuit, 04(1)/1,2,3,4. 
This signal is shown as R/W in Fig. 10. 
CE-terminal control signal 
Each RAM also requires a signal to control its CE terminal. This 
signal should be high normally, and should be low only after each 
address code has entered into a RAM until just before it is removed. 
The actual low period of the signal differs between the write and read 
mode, because the period of the write and read clock are different. 
Such a signal is obtained at the input terminal of each 08 in circuit 
board M5, Ml2 and Ml9 (140 terminals in all). 
This signal is generated by the write or read clock separately, and 
the signal is passed through a pulse-width control circuit, 121(1), and 
a pulse-delay circuit, 04(1)/1,2,3,4. After this, the signal passes 
through different circuits, depending on the write or read mode. In a 
write mode, the signal passes through 32/4,6; and a selected channel of 
154(1) to 154(9); and enters into the input terminal of a selected 0^ 
on boards MS, Ml2 and Ml9. In a read mode, the signal passes through 
32/1,3; one of 04(l)/5,6, 04(1)/II,10 or 04(1)/13,12; also all the 04s 
on board M5, M12 or M19; and enters into the input terminal of all the 
08s on boards M5, Ml2 or Ml9. After 04 (1) s, the circuit is divided into 
three groups, because of their 'fan-out' capability. 
Read-pulse width control circuit 
When a set of words written in a RAM is read continuously, there 
are inherent intervals between the adjacent words. When such a set of 
words is converted into an analogue voltage (or current) by an ADC, its 
output also contains the intervals other than the converted values of 
useful signal. In order to overcome this, each interval must be adjus-
ted to be very small compared with the period of each useful signal 
voltage. This adjustment is carried out by a potentiometer (lOOK) 
connected to 121(1)/9. 
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Register-timing circuit 
Three groups of registers, 75(1) to 75 (6), shown in Fig. 7, require 
three pulses, Fl, F2 and F3, which have different widths and timings. 
These pulses are generated by 93(7) , 2/4 of 04(2) , and 3/4 of 08. When 
all the registers have completed the registration of address and data, 
another pulse is required to execute a write or read of the data into 
the address. This pulse is taken from 08/3, and passed through another 
pulse-delay circuit, 04(2)/I,2 and 04(2)/3,4, a pulse shaper, 121(4), 
and fed into the same circuits as for a sequential mode. 
Memory, DAC and output circuit 
The system has 140 channels of analogue current output each of 
which drives up to 6 LEDs (824 in all) . All the channels are identical, 
and one of them is shown on the right hand side of Fig. 8. One channel 
consists of two RAM packages, 9112(1) and 9112(2), two IC packages of 
switching circuit, 4066 '1) and 4066(2), a DAC, 5007, and a current out-
put circuit, 741. 
The address terminals of the RAMs are permanently connected to the 
address bus (8 channels). The data terminals (input and output common, 
also 8 channels) of the RAMs are permanently connected to the input 
terminals (8 channels) of the DACs. The data terminals of the RAMs 
are also connected to the data bus through the switching circuits only 
when the system is in a sequential write mode, or in a random write 
and read modes. This arrangement is necessary for a simultaneous 
reading of RAMs, in a sequential mode, each of which store different 
data. 
The reference voltage (terminal 15) of each DAC is taken from the 
+12v supply line through a 5OK potentiometer by which the full scale of 
the output is set. 
The output current (at terminal 4) of the DAC is proportional to 
its digital input, the maximum current being mA. The final current 
output required to drive up to 6 LEDs in series is 
8 mA (bias current) + 4 mA pk-pk (signal) 
The bias current is necessary to operate each LED in a linear range. 
In order to satisfy these conditions, a 741 is inserted between each 
DAC and a set of LEDs. The output signal current of the DAC is con-
verted once into a signal voltage by a IK resistor. Then a constant 
voltage of -12V is added to the signal voltage through a 3OK resistor, 
which is connected to the inverted input terminal of the 741. The out-
put current of the 741 is sampled by a lOOQ resistor as a voltage, and 
this is fed back to the inverted input of the 741. In this way, the 
output current becomes independent of the load (from a short circuit 
to 6 LEDs) . The details of the design of this part of the circuit are 
described in Appendix 
The DACs and output circuits are operated by a ±12V power supply 
for driving up to 6 LEDs, while the rest of the system is operated by 
a single +5V power supply. 
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Read modes control circuit 
This circuit selects read mode 0 or 1, the former being a repeated 
reading of the memory without intervals, and the latter with intervals 
of 256 words. The circuit consists of 93(8), 14/10,11 and 08/8,9. 
93 (3) and 93 (4) are also used as a pulse counter in the reading modes. 
The read clock enters in parallel into the address-code generator, 
93(1) and 93(2); and the pulse counter, 93(3) and 93(4). The reset 
signal, which is generated only at the start of reading, enters into 
the two circuits simultaneously, so that they work in complete synchro-
nization. Note the reset signal, RST, enters into the 93(1) and 93 (2) 
through 14/13; and into the 93(3) and 93(4) through 32/12. 
In read mode 0, 93 (3) and 93 (4) have no effect on reading, although 
they are working and pulses (pulse width 256 words, intervals also 256 
words) are obtained at 93 (8) /12. Note switch ' V cuts off the output of 
93(8)/12. Consequently, the reading of the memory continues without 
intervals. 
In read mode 2, where switch ' V connects 93(8) /12 to 14/11, the 
pulses enters into the 93(1)/2,3 and 93 (2) /2,3 so that they are inter-
rupted periodically (both the active and rest periods of 256 words). 
See Table 12 for the timing diagram. 
Protection circuits 
The data bus is linked with other circuits by 4016s (8 channels 
in the control circuit board, and 560 channels in the memory boards) . 
In a sequential read mode, all the 4016s are in an off state, and each 
channel of the data bus is electrically floating with a very high 
resistance. In order to avoid the electro-static charge of this line, 
each line is connected to +5V line through a lOK resistor as shown near 
4016(1) . 
Noise filtering circuits 
The power supply terminals of each of 93s and 121s are shunted by 
0.1(1 capacitor within each package. 
Other than the above usual method of noise filtering, the following 
two circuits are important in this particular control board 
A O.lp. capacitor by-passing the terminals 93(3)/2,3 and 93(4)2,3 to 
earth: without this capacitor, the address code in write modes will be 
disturbed, resulting in a periodical noise in the final output waveform. 
A O.ljj. capacitor with 200Q resistor by-passing the input from C22 
to earth: without this filter, a similar effect to the above will appear. 
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4. POWER SUPPLY AND PROTECTION CIRCUITS 
In order to drive the input memory, three regulated dc-voltages are 
required as shown in Table 2. Three different types of power supply 
units (all standard products) are employed as shown in Table 3. The 
memory cabinet and power supply cabinet are separate, connected only by 
a cable (about 30 cm long) with a 20-pin connector. Beyond the connec-
tor, an independent conductor is used for each circuit board. Each 
voltage is monitored at the connector, and fed back to the voltage 
sensing terminals of each power supply, except for the +12v unit which 
does not have sensing terminals. 
The main memory units withstand between - 0 . 5 V and + 7 . 0 V , while the 
DAC units withstand between -18V and +18v. Therefore, protection against 
an accidental supply-line voltage rise is required. The accident which 
is most likely to occur is that the -12v or +12V line makes contact with 
the +5V line within the system. Another accident, which is less likely 
to occur, is the 2 4 0 V ac-line contacting any of the dc lines. 
In order to minimize the risk of such an accident, most of the -12v 
or +12v line terminals are surrounded by conductors which are connected 
to the ground line. 
As a further protection, the circuit shown in Fig. 12a has been 
added to the power supply. This circuit works as follows 
Accidental contact of the +12V line to the +5V line 
The voltage on the +5V terminal is constantly monitored through the 
voltage sensor of the circuit (shown in Fig. 12a), and this is compared 
to the reference voltage of 6.2v (fixed by a zener diode) . If the 
sensor voltage becomes higher than the reference voltage, comparator 
319(1) generates a positive-going voltage .which activates thyristor 
106S5 (1) . Then the +12V line is shunted by the thyristor, within 80 
nano seconds. At the same time, comparator 319(2) also generates a 
positive-going voltage and activates thyristor 106S(2). This thyristor 
activates a latch relay by which the 240V ac-line for the whole system 
is cut off within about 50 milli seconds. 
Since 319 (2) and 106S(2) have to be operated after the regulated 
+12V power output is shut down, they are driven by an unregulated 
voltage (+17v to +20V) which is available within the same power supply 
unit even after the shut down. 
The latch relay has been designed for the purpose, by using a stan-
dard micro switch and a solenoid. Fig. 13 shows its construction, and 
Fig. 14 shows its operation. Once the relay is activated by the primary 
voltage, the secondary circuit is opened, and stays in an open state 
independent of the primary voltage after the first activation. The 
relay can be reset only by manual operation, after the cause of the 
accident has been rectified. 
Accidental contact of the -12v line to the +5V line 
The +5V line is kept in a regulated condition, even when the -12v 
line contacts it, except for an instantaneous voltage drop (not below 
OV) . During an accidental contact, about 150 mA of current flows into 
the -12V supply terminal. 
The protection circuits have been tested successfully with the 
actual full load. 
Table 2 DC power requirement 
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Circuit board Number of boards 
Typical current per board 
Unit 
+5V -12V +12V 
Ml 1 480 - - mA 
M5, M12, Ml9 3 350 - - mA 
M2 to M22 
except the 
above 4 boards 
18 500 72 155 mA 
Total current 10530 • 1296 2790 mA 
Total power 52.7 15.5 33.5 W 
The power requirement for the +12V line depends on its load; the value 
shown is the maximum. The total power of the three voltages is 101.5 W. 
Table 3 Power supply units used 
Nominal voltage +5 -12 +12 V 
Maximum current 20 2 3 A 
Make Gould Gresham Countant -
Model MG5-20 GXL-12/2 HC12-3.0 -
Regulation method Switching Linear Linear -
Input 
Voltage 115 to 240 100 to 250 105 to 240 V 
Frequency 45 to 440 45 to 450 50 to 60 Hz 
Output 
Line regul. 
±10% change 
±0.1 ±0.01 ±0.05 % 
Load regul. 
Zero to full ±0.1 ±0.04 ±0.1 % 
Temp, coeff. ±0.01 ±0.02 ±0.03 %/°C 
Impedance 
@ 100 kHz 100 250 
250 mO 
Noise 
@ bandwidth 
50 
30 
2.0 
1 
3.0 
20 
mV pp 
MHz 
Protection 
Over voltage 120 to 130 No No % FS 
Over load 110 110 110 to 250 % FS 
Operating temperature -10 to +70 -15 to +50 0 to +50 °C 
Power efficiency 70 50 55 % 
Case dimensions 164x105x88 204x108x87 143x114x63 mm^ 
Weight 2.0 2.3 1.8 Kgr 
All the figures are based on manufacturers' specifications. 
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Fig. 13 Construction of the latch relay (full scale). The 
actual unit is contained in a transparent case with 
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Fig. 14 Action of the latch relay shown in Fig. 13. 
Normally the secondary circuit, S, is closed. 
2_ If the primary circuit, P, is energized, S is opened. 
3 For resetting, press the lever, L. 
^ Press the button, B, and 
5 Release L. 
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5. PHYSICAL CONSTRUCTION 
The previous input memory was linked with external systems through 
mode then 300 terminals which are connected internally to 22 printed-
circuit board connectors. These parts, including a board frame and 
outer cabinet, have been reused for the new input memory in order to 
save work. In other words, the physical dimensions and terminal 
arrangements of all the new circuit boards have been designed to be 
the same as the previous ones, except for the control circuit board. 
Ml. This has made the component density on each new board very high, 
and even the use of multiple flat cable on a board was necessary. This 
has also made the order of actual channels on each circuit board appear 
odd. 
The input memory system has been divided physically into two parts; 
a main memory cabinet and a power supply cabinet, as shown in Fig. 15. 
Memory cabinet 
This consists of:-
Control circuit board. Ml, with a front control panel; 
Output monitor terminals; 
3 sub control-circuit boards, M5, Ml2 and Ml9; 
18 memory circuit boards, M2 to M4, M6 to Mil, Ml3 to Ml8, 
M20 to M22; 
Rear panel with a switch and connectors; 
6 sets of multiple connector for output; 
Board frame with connectors and wirings; and 
Cabinet case with its front and rear covers. 
Fig. 16 shows the three types of circuit board, 22 boards in all. 
Figs. 17 to 23, and Tables 4 to 6 show their details. Tables 5 to 8 
show connections of terminals in the memory cabinet. 
Circuit board Ml, which requires more frequent and complex examina-
tions than other boards, has long flexible wires between its edge-
connections and the cabinet, so that the board can be examined in a 
working state outside the cabinet. 
The rest of the boards have to be disconnected from their edge 
connectors for detailed examinations. Note, the 18 memory boards (M2 
to M22) can be examined with the memory test unit (chapter 6.1) . The 
three boards (M5, Ml2 and Ml9) have enough spaces for examination in a 
working state, when the memory boards are extracted from the cabinet. 
A method of extracting the memory boards with a simple tool is 
shown in Appendix 5. 
Power supply cabinet 
This cabinet contains the three power-supply units, voltage moni-
toring circuit, and protection circuits with its reset switches. 
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Fig. 15 Memory cabinet (top) and power supply cabinet (bottom). 
it; i 
wie-seatiraiBiii 
..Inu 
inmiiii 
mim |*!llllU 
m m 
Fig, _1_6 The circuit boards contained in the memory cabinet. 
' Control circuit board. Ml (top left); three sub-control boards, 
M5, M12, Ml9 (bottom left); and 18 memory boards, M2 to M22. 
(3 
BOARD Ml 
•O" 
lOOK 
MEMORY 
RED LED 
\ 
X 
0 
0 1 
POWER 
GREEN LED 
/ 
TT 
a. 
1 2 3 
1 2 
e -
START 
W 
t^ ig. 17 Front panel of the memory cabinet. 
p -
CO 01 
. o 
3 M 
w o 
p . c 
Dj P-
CD rt 
a 
75(6) 
4066(2) 
42 
08 
14 
75(5) 
4066(1) 
30 
04 
00 
75(4) 
93(4) 
157(4) 
93(7) 
121(4) 
75(3) 
93(3) 
157(3) 
32 
93(6) 
121(3) 
75(2) 
93(2) 
157(2) 
04(1) 
1 2 1 ( 2 ) 
75(1) 
93(1) 
157(1) 
93(8) 
93(5) 
1 2 1 ( 1 ) 
w 
o 
31 
Fig. 18b Control circuit board. Ml. 
~ (Conductors on the component side). 
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Table 4 Connections of the control circuit board. Ml. 
Board Ml 
pin No. 
Connected 
to 
N 1 
H 2 
N 3 
N 4 
IT 5 
N 6 
a 7 
N 8 
Bn 
R 
Or 
y 
Gn 
Be 
V 
Gy 
GN103/1 
1 
n 
/« 
Tape Out 1 
2 
3 
4 
5 
6 
7 
8 
N 9 
NIO 
Nil 
N12 
N13 
NI4 
1115 
N16 
Bn 
R 
Or 
Y 
Gn 
Be 
V 
Gy 
CM103/14 
A 5 
/16 
/17 
A 9 
/20 
/21 
Data Bus 1 
2 
3 
4 
5 
6 
7 
8 
NI7 
N18 
NI9 
N20 
N21 
N22 
N23 
N24 
N25 
Bn 
R 
Or 
y 
Gn 
Bo 
V 
Gy 
¥ 
M 5 /23 
/24 
/25 
J1 
J2 
J3 
Select. "^ 4 
J5 
J6 
J7 
J8 
J9 
M12 /23 
/24 
/25 
MI9 /23 
N26 
N27 
N28 
K29 
Bk 
.Gy 
W 
Y 
K5 1 
:sig 
C 
Select. S 
D 
A 
K30 
N31 
N32 
V 
Be 
Gy 
/7 
/6 
/B 
M 
Address 
A2 
A3' 
A1 
A6 
AO 
N:<3 Slot 
K34 
N35 
N36 
N37 
N38 
Or 
R 
y 
Bn 
Gn 
iBbds/^ 
/4 
/2 
/5 
A 
N39 Or/Be M1/T4 STNC 0 (KP) 
N40 -
Board Ml 
Din 17o. 
Connected 
to 
C13 
CI4 
CI 5 
CI 6 
Or/Gn 
Or/Bn 
Or/R 
Bn 
K19/N27 L3 
M12/M27 L2 
M5/N27 - LI 
TKIAII (HP) 
017 
C18 
CI9 
020 
021 
C22 
C23 
024 
025 
W 
Gy 
Or/Bk 
Gy/Be 
¥ 
Or 
Be 
V 
M1/U12 fRP) 
K1/D9 (BP) 
SEQ R CLK 0 -(RP) 
I'0,M12,M19/22 'P' 
CN103/9 ¥_CL 
%1/ni (RP) 
Ml/tJ6 (RP) 
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C26 
027 
028 
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T/S 
W/Sk 
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Y 
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Table 5 
K5 Connection 
C 1 k2/010 K 0 
C 2 Cll K 1 
C 3 012 K 2 
C 4 013 K 3 
c 5 M3/C10 E 4 
C 6 Cll K 5 
c 7 012 K 6 
0 8 013 K 7 
c 9 H4/C10 K 8 
CIO Cll K 9 
C l l 012 KIO 
012 013 Kll 
"cTS"' M1/IT29 A 
C17 H27 B 
Cl8 1126 C 
019 528 D 
C20 CN130/1 +5V 
C21 9 ov 
C22 M1/G21 p 
C23 H7 J1 
024 1118 J2 
025 1119 J3 
C26 « -
027 Ml/CI5 LI 
029 M2/C27 K24 
030 028 E25 
031 029 K26 
032? 030 K27 
033 K3/C27 K28 
034 028 K29 
C35 029 K30 
036 030 K31 
037 M4/C27 E32 
038 028 E33 
C39 029 E34 
040 030 
K 1 >16/010 K12 
N 2 Cll K13 
K 3 012 KI4 
H 4 013 KI5 
N 5 M7/C10 K16 
K 6 Oil KI7 
N 7 012 K18 
If 0 013 KI9 
H 9 M8/C10 K20 
m o Cll •K21 
Hll 012 K22 
V12 013 K23 
if29 M6/C27 K36 
1T30 028 K37 
1131: 029 K38 
N32 030 K39 
H33. M7/C27 K40 
H34 028 K41 
N35 029 K42 
N36 030 K43 
N37 M8/C27 K44 
JI38 028 K45 
N39 029 K46 
H40 • 030 K47 
Connections of boards, M5. ML2 and ML9. 
Ml 2 Connection M19 Connection 
C 1 M9/GIO K48 C 1 M16/C10 K 96 
C 2 Cll K49 0 2 Cll K 97 
0 3 012 K50 0 3 012 K 98 
0 4 013 K51 0 4 013 K 99 
0 5 HIO/CIO K52 0 5 MI7/CIO El 00 
0 6 Cll E53 0 6 Oil KlOl 
0 7 012 K54 0 7 012 K102 
0 8 CI 3 K55 0 8 013 K103 
c 9 Mll/ClO K56 0 9 M18/C10 KIO4 
010 Cll K57 CIO Oil KI05 
Cll 012 K58 Cll 012 K106 
012 013 K59 012 013 KI07 
016 Ml/1129 A 016 m/if29 A 
017 If 27 B 017 1127 B 
018 N26 0 018 U26 0 
019 1T28 D 019 1118 D 
020 om3o/i +5Y 020 CIT130/1 +5V 
021 9 07 021 9 OY 
022 Ml/021 P 022 Ml/021 P 
023 H20 J4 023 N23 J7 
024 N21 J5 024 If 24 J8 
C2'? N22 J6 025 1125 J9 
026 — 026 
027 MI/CI4 L2 027 Mi/013 13 
029 M9/C27 K72 029 M16/C27 K120 
030 028 K73 030 028 K121 
031 029 K74 031 029 K122 
032 030 K75 032 030 El 23 
033 M10/C27 K76 033 5117/027 El 24 
034 028 K77 034 028 E125) 
035 029 K78 035 029 E126 
036 030 K79 036 030 KI27 
027 M11/C27 K8Q 037 M18/G27 E128' 
038 028 ESr 038 028 EI29 
039 029 K82 039 029 K130 
040 030 Z83 040 030 El 31 
H 1 1413/010 K60 H 1 >120/010 Kloa 
H 2 Oil K61 H 2 Oil E109 
H 3 012 K62 H 3 012 EllO 
S 4 013 K63 ir 4 013 Elll 
11 5 M14/010 K64 N 5 M21/C10 E112 
N 6 Cll K65 K 6 Oil E113 
IT 7 012 K66 If 7 012 EII4 
H 8 013 K67 U 8 013 EII5 
S 9 KI5/CIO K68 N 9 M22/C10 Ell 6 
m o Cll %:69 NIC Oil E117 
m i 012 K70 m i 012 E118 
1Q2 013 K71 1112 013 Ell 9 
N29 Ml3/C27 K84 K29 M20/027 EI32 
K30 . 028 E85 ir3o 028 K133 
N31 029 K86 M l '029 El 34 
1T32 030 K87 N32 030 E135 
1:33 1414/027 K88 ir33 M21/027 K136 
N34 C28 K89 N34 028 E137 
135 029 K9U N35 029 El 38 
N36 030 K91 1136 030 E139 
1J37 Ml5/027 K92 1T37 M22/C27 
1138 028 K93 K38 028 -
N39 029 K94 N39 029 -
1T40 030 Kn5 K40 030 -
C t C o m p o n e n t s i d e - If t Kon-coraponen-t side 
39 
aoK 
(OK 
fK 
Fig. 20a Memory board, M2 to M22; 
(Component side). 
18 boards identical. 
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Fig. 20b Memory board, M2 to M22; 18 boards identical. 
(Conductors on the component side) . 
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Fig. 20c Memory board, M2 to M22; 18 boards identical. 
(Non-component side). 
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Table 6 Connections of the 18 memory boards. 
One of the 
18 boards, 
pin Uo. 
Connect-ion i\inction 
Ml 
• 112 
. N3 
JTd 
Output 
N5 D8 (LSB) Data Bus 
}r6 
H7 
N8 
Output 
K!q 
BIO K1 
Mil 
IT 12 
R13 
K2 
K3 
K4 
Selector 
K14 
HIS 
D7 
05 Data Bus 
#16 CiJ130/9 OV 
N17 
K'l8 
K-19 
CN130/1 +57 
IT 20 
K 21 
31 22 
N 23 
F 24 
CB130/9 
CSI130/17 
CH130/9 
CN130/20 
C1I130/9 
OV 
-127 
07 
+127 
07 
K 25 
F 26 
1:4 
D3 Data Bus 
N 27 
K 28 • 
S 29 
5L30 
K5 
K6 
K7 
E8 
Selector 
K31 
102 
N^4 
Output 
N35 D1 Data Bus 
K36 
N37 
N38 
539 
-
Output 
N40 D2 Data Bus 
CI 
C2 
C3 
04 
C5 
C6 
07 
C8 
M 
A3 
A2 
A1 
AO 
A5 
A6 
A7 
Address 
Bus 
C9 M1/C28 sw 
CIO D6 Data Bus 
Cll 
C12 
K1/C31 
.CmL30/9 
R/W 
07 VTH 
The 18 board, M2, M3, 1-14, M6, M7, 
K8, M9, MIO, Mil, M13, M14, M15, 
M16, M17, Kl8, M20, M21 and M22 
sz'e identical. 
A piiv No. whose function only is 
shown in this table can be deter-
mined by other tables:-
Output ....... 8 
5 
4, T 
Address Bus .., Table 4 
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Table 7 Connections of the rear panel. 
(7N103 (socket) Prom Tape-rbader SEQ/MD Gvltch 
Clfl03 
pin Ho Connetion 
1 Bn Taco out 1 
2- R 2 
3 Or 3 
4 Y 4 
5 Gn 5 
6 Be 6 
7 V 7 
8 Gy 8 
9 K BD3o/:9 ?a 
10 B/On BD30/23 TFrf 
11 R/Be /25 TBW 
12 Y/Be /27 Clutch 
13 Common 
14 Bn Data Bus; 1 
15 R 2 
16 Or 3 
17 Y 4 
, 16 Gn 5 
19 Be 6 
20 V 7 
21 Gy « 
22 
23 Not used 
24 
25 
4 co-ax connectors 
Connection 
SEQ R-CL Or/3k M1/C20 
SYirC OUT Or/Be K1/B38 
EMD CIK R K1/U2 
PRIlfT OUT Y/E Ml/026 
CN130 (socket) From Power supply 
Pin No Connection 
1 to 8 Bk +5Y 
9 to 16 
18, 19 Gn OV 
17 Bo -12V 
20 R +12V 
"0^ 133 (socket) To Test unit 
Pin No CorinRO ti on 
1 Y %1/G20 R-CIK 
2 
3 
4 
5 
Bk 
Gn 
Be 
R 
CW133/1 
/9 
/17 
/20 
+5V 
OV 
-12V 
+12V 
Switch 
tiin No Connection 
1 Bn K1/C17 
2 R (RP) EliD Clock 
3 Or M1/C23 
4 Y M1/G29 
5 Gn M1/C26 
6 Be M1/C24 
10 Bk CIII30/I +5Y 
8 V M1/C25 
9 Gy MI/C19 
11 Gn/Bk CN130/9 07 
12 W MI/C18 
C N 1 0 3 
>4 1 
C N 1 3 0 
17 13 9 5 1 
18 14 10 6 2 
19 15 11 7 3 
20 16 12 8 4 
SEQ R-CL-0 SYNC OUT 
RND CL-0 PRINT-O 
CN133 
COMI"K)N 
Fig. 21 Rear panel. 
22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 
116 112 108 104 100 96 68 64 60 56 52 48 20 16 12 8 4 0 
117 113 109 105 101 97 69 65 61 57 53 49 21 17 13 9 5 1 
118 114 110 106 102 98 70 66 62 58 54 50 10 18 14 10 6 2 
119 115 111 107 103 99 71 67 63 59 55 51 11 19 15 11 7 3 
128 124 120 140 136 132 80 71 72 92 88 84 32 28 24 44 40 36 
129 125 121 141 137 133 81 77 73 93 89 85 33 29 25 45 41 37 
130 126 122 142 138 134 82 78 74 94 90 86 34 30 26 46 42 38 
131 127 123 143 139 135 83 79 75 95 91 87 35 31 27 47 43 39 
Ml 
MONITOR GROUP NO. + PIN NO, = CHANNEL NO. 
BOARD NO. 
CHANNEL NO. 
/ 
50 100 
MONITOR 
GROUP NO, 
PIN NO. 
Fig. 22 Position of each channel, shown by the channel number, 
seen on the front of the memory cabinet without the 
cover (top); and the output monitor terminals (bottom), 
I: 
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CONNECTOR NO. 
BOARD 
NO. -> 
CN21 
(S P) w «0 
CN22 
CN23 
o f M m lo 
O" I, r " ^ r -
CN24 
CN25 
^ K * O* O W 
#— f *— p- <s ci w 
CN26 
Fig. 23a Rear view of the memory cabinet showing the positions of 
all the boards and output connectors, CN21 to CN24. 
BOARD 
NO. -
PIN NO. 10 
20 
30 
4 0 
v _ 
O 
o 
c 
© f p 
O : 
3 4 / O 
8 / o 
m m 
. CN21 
e 0 w - w a 
CN22 
Fig. 23b Details of one third of Fig. 23a showing the pin numbers 
of connectors (full scale). 
Table 8 
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Relationships between the memory channel numbers, 
board pins, output connections, and monitor pin numbers. 
Memory- Prom To Connector Monitor 
channel bo axd connector >ri.i"e colour pin No. 
0 M2/C1-2 CH21/1-2 Sn—R (100) 40 
1 C3-4 3-4 Or-y (0 ) 1 
2 C6-7 5-6 On—Be 2 
3 C8-9? 7-8 V~Gy 3 
4 M3/C1-2 18-19 Bn-R 4 
5 C3-4 20-21 Or-Y 5 
6 C6-7 22-23 Gn-Be 6 
7 08-9 24-25 V-Gy 7 
8 M4/G1-2 34-35 Bn-R 8 
9) 03-4 36-37 Or-Y 9 
10 06-7 38-39 Gn-Be 10 
11 C8-9 40-41 T-Gy 11 
12 M6/C1-2 10-11 Bk-Bn 12 
13 03-4 12-13 R-Or 13 
14 06-7 14-15 Y-Gn 14 
15 08-9 16-17 Bn-R 15 
16 M7/C1-2 26-27 ¥-Bk 16 
17 03-4 28-29 Bn-R 17 
18 06-7 30-31 Or-Y 18 
19 08-9 32-33 Gn-Or 19 
20 H8/C1-2 43-44 3k—Bn 20 
21 03-4 45-46 R-Or 21 
. 22 06-7 47-48 Y-Gn 22 
23 08-9 49-50 Y-Gn 23 
24 J16/C31-32 CN22/10-11 Bk-3n 24 
25 033-34 •12-13 R-Or 25 
26 036-37 14-15 Y-Gn 26 
27 038-39 16-17 BE.—H 27 
28 M7/C31-32 26-27 K-Bk 28 
29 033-34 28-29 Bn-R 29 
30 036-37 30-31 Or-Y 30 
31 038-39 32-33 Gn-Or 31 
32 M8/C31-32 43-44 Bk—Bn 32 
33 033-34 45-46 R-Or 33 
34 036-37 47-48 Y-Gn 34 
35 038-39 49-50 Y-Gn 35 
36 M2/C31-32 1-2 Bn-R 36 
37 033-34 3-4 Or-Y 37 
38 036-37 5-6 Gn-Be 38 
39 038-39' 7-8 V-Gy 39 
40 M3/C31-32 18-19 Bn-R 40 
41 033-34 20-21 Or-Y 41 
42 036-37 22-23 Gn—Be 42 
43 038-39 24-25 V-Gy 43 
44 M4/C31-32 34-35 Bn-R 44 
45 . 033-34 36-37 Or-Y 45 
46 036-37 38-39 Gn-Be 46 
47 038-39 40—41 V-Gy 47 
47 
Memory Prom To Connector Monitor 
channel 
Ko. 
•board connector wire colour pin No. 
4 8 M 9 / C 1 - 2 0 1 1 2 3 / 1 - 2 Bn—R (0) 48 
49 C 3 - 4 3 - 4 Or-Y 49 
5 0 C 6 - 7 5-6 Gn—Be 50 
5 1 C 8 - 9 7 - 8 Y-Gy (50) 1 
52 MlO/Cl-2 • 18-19 Bn-R 2 
5 3 0 3 - 4 2 0 - 2 1 Or-Y 3 
5 4 C 6 - 7 2 2 - 2 3 Gn-Be 4 
5 5 0 8 - 9 24-25 V-Gy 5 
56 Kll/Gl-2 3 4 - 3 5 Bn-R 6 ^ 
5 7 0 3 - 4 3 6 - 3 7 Or-Y 7 
58 06-7 3 8 - 3 9 Gn-Be 8 
5 9 0 8 - 9 ! 40-41 7-Oy 9 
6 0 M 1 3 / C 1 - 2 1 0 - 1 1 Bk-Bn 1 0 
611 0 3 - 4 1 2 - 1 3 R-Or 1 1 
6 2 0 6 - 7 1 4 - 1 5 Y-Gn 1 2 
6 ^ C8-9 1 6 - 1 7 Bn-R • 1 3 
6 4 MI4/GI-2 2 6 - 2 7 W-Bk 1 4 
6 5 0 3 - 4 28-29 Bn-R 15 
6 6 0 6 - 7 3 0 - 3 1 Or-Y 1 6 
6 7 07-8 3 2 - 3 3 Gn-Or 1 7 
68 M L 5 / 0 1 - 2 4 3 — 4 4 Bk-Bn 1 8 
69 0 3 - 4 4 5 - 4 6 R-Or 19 
70 0 7 - 7 4 7 - 4 8 Y-Gn 20 
7 1 0 8 - 9 49-50 Y-Gn 2 1 
7 2 M 1 3 / C 3 1 - 3 2 01124/10-11 Bk-Bn 22 
7 3 0 3 3 - 3 4 1 2 - 1 3 R-Or 23 
•74 0 3 6 - 3 7 1 5 - 1 6 . Y-Gn 24 
7 5 0 3 8 - 3 9 1 6 - 1 7 Bn-R 2 5 
7 6 M 1 4 / C 3 1 - 3 2 2 6 - 2 7 W-Bk 2 6 
77 0 3 3 - 3 4 28-29 Bn-R 27 
78 0 3 6 - 3 7 3 0 - 3 1 Or-Y 28 
7 9 038-39 3 2 - 3 3 Gn-Or 2 9 
60 M L 5 / 0 3 1 - 3 2 4 3 - 4 4 Bk-Bn 3 0 
8 1 0 3 3 - 3 4 4 5 - 4 6 R-Or 311 
82 0 3 6 - 3 7 4 7 - 4 8 T-Cn 3 2 
8 3 0 3 8 - 3 9 4 9 - 5 0 Y-Gn 3 3 
8 4 M 9 / C 3 1 - 3 2 1 - 2 Bn-R J 4 
85 0 3 3 - 3 4 3 - 4 Or-Y 35 
8 6 0 3 6 - 3 7 5-6 Gn-B® 36 
8 7 0 3 8 - 3 9 7 - 8 7-Gy 3 7 
88 M 1 0 / C 3 1 - 3 2 1 0 - 1 9 Bn-R 38 
8 9 ' 0 3 3 - 3 4 2 0 - 2 1 Or-Y 39 
9 0 0 3 6 - 3 7 22-23 Gn-Be 40 
9 1 C38-39 2 4 - 2 5 V-Gy 4 1 
92 M 1 1 / C 3 1 - 3 2 3 4 - 3 5 Bn-R 4 Z 
9 } 0 3 3 - 3 4 3 6 - 3 7 Or-Y 43 
94 0 3 6 - 3 7 38-39 Gn-Be 4 4 
9 5 038-39 40-41 V-Gy 45 
48 
Memory From .To Connector Monitor 
channel 
1^ 0. board connector %re colour pin Ho. 
96 I.516/C1-2 CH25/I-2 Bn-R (50) 46 
97 03-4 3-4 Or-Y 47 
98 C6-7 5-6 Gn-Be 48 
99 08-9 7-8 • Y-Gy 49 
100 HI7/CI-2 18-19 Bn-R , , 50 
101 03-4 20-21 Or-Y (100) 1 
102 06-8 22-23 Gn—Be 2 
103 08-9 24-25 V-GT 3 
104 MI8/GI-2 34-35 Bn—R 4 
105 03-4 36-37 Or-Y 5 
106 06-7 38-39 Gn-Be 6 
107 08-9 40-41 V-Gt 7 
108 M20/01-2 10-11 Bk-Bn 8 
109 03-4 12-13 R-Or 9 
110 06-7 14-15 Y-Gn 10 
111 08-9 16-17 Bn-R 11 
112 M21/C1-2 26-27 ¥-Bk 12 
113 03-4 28-29 Bn-R 13 
114 06-7 30-31 Or-Y 14 
115 08-9 32-33 Gn-Or 15 
116 M22/C1-2 43-44 Bk-Bn 16 
117 03-4 45-46 R-Or 17 
118 06-7 47-48 Y-Gn . 18 
119 08-9 49-50 Y-Gn • 19 
120 M20/C31-32 CK26/10-11 Bk-Bn 20 
121 033-34 12-13 R-Or 21 
122 036-37 14-15 Y-Gn 22 
123 038-39 16-17 Bn—R 23 
124 1121/031-32 26-27 W-3k 24 
125 033-34 28-29 • ' Bn—R 25 
126 036-37 30-31 Or-Y 26 
127 038-39 32-33 Gn-Or 27 
128 >122/021-32 43—44 Bk-Bn 28 
129 033-34 45-46 R-Or 29 
130 036-37 47-48 Y-Gn 30 
131 CA9-50 49-SO Y-Gn 31 
132 H16/C31-32 1-2 Bn-R 32 
133 033-34 3-4 Or-Y 33 
134 036-37 5-6 Gn-Be 34 
135 038-39 7-8 V-Gy 35 
136 1.117/031-32 ltt-19 Bn-R 36 
137 033-34 20-21 Or-Y 37 
138 036-37 22-23 Gn-Be 38 
139 038-39 24-25 V-Gy 39 
140 M18/C31-32 34-35 Bn-R ^0 
141 033-34 36-37 Or-Y 41 
142 036-37 38-39 Gn-Be 42 
143 038-39 40-41 . V-Gy 43 
Bn: Brown R; Red Or: 
Be: Blue V: Violet Gy: 
M: Memory board C: 
Orange Y; Yellow Gn: Green 
Grey W: White Bk: Black 
Component-side of a board 
This table should be read, for example, as:-
Memory channel No. 137 (a group of wires) comes from memory board Ml7, 
Pins 33 and 34; and goes to connector CN26, Pins 20 and 21. The 
colours of the wires are Orange and Yellow. This channel output can 
be monitored through Monitor Group 100, Pin 37. 
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6. TESTS AND ADJUSTMENTS 
Since the input memory system has about 286K bits of memory cells, 
these have to be tested in an efficient way. A test method developed 
for this particular memory system is described in this chapter. 
The tests are carried out in the following four stages: -
Test of each memory board; 
2' Test of the whole system in sequential write mode 2; 
2- Test of the whole system in sequential write mode 1; and 
4^ . Test of the whole system in the random write/read mode. 
For each stage of the test, a special test tape is required. Only when 
1 is successful, can 2 be successful. Only when 2^  is successful, can _3 
be successful, and so on. It is recommended, therefore, that the tests 
be carried out in this order. For a test unit has been designed. 
For 2' 2 special equipment is required, other than a conven-
tional CRO and printer (or tape-punch) which are parts of the model system. 
If is successful, but or ^ is not successful, this shows that 
a fault (or faults) lies in the control circuit (Ml, M5, Ml2, Ml9) or 
wirings in the memory cabinet, A guide to finding possible faults can be 
found in 7.4. 
6.1 Memory test unit 
Fig. 24 shows the memory test unit by which each memory board (M2, 
M3, M4, M6, M7, M8, M9, MlO, Mil, M13, M14, M15, Ml6, Ml7, Ml8, M20, M21 
or M22) can be tested separately. The test unit has a circuit based on 
the same principle as that used for the control circuit in the memory 
cabinet, but with a much simpler construction. The test unit can be 
operated independently from the memory cabinet, providing it is connec-
ted to the cabinet through connector CN133 (power supply and clock), and 
to the tape-reader through connector CN103 (data input and tape-reader 
control signals). 
By using this test unit, with a test tape, all the 8 channels of 
memory on each board can be tested simultaneously. The output of each 
channel can be observed on a CRO, a normal state of operation being 
shown by a straight sloped line. 
Fig. 25 shows the circuit diagram of the test unit. This consists 
of a tape-control circuit, write/read circuit, and address-code 
generator. 
Tape-control circuit When a manual start switch is activated, a 
pulse (constant, width) is generated by 121(3) . This pulse holds the 
output of FF (00/1 to 5) low, and starts the motor of the tape-reader. 
When the tape-reader runs, a start code on the tape, '255', is detected 
by an 8-input NAND gate, 30^ . This pulse enters 93 (3) through 121(2) , 
but this is ignored by the former since 93 (3) responds to every two 
input pulses. When the tape comes to the end, the end signal, also '255', 
is again generated by 30, and again enters 93(3) . This time, ^ acti-
vates another pulse to raise the output of the FF, so that the tape stops. 
50 
Flo. 24 Memory best unit with a memory board, wider test. 
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Write/read signal circuit The output of 93(3) is lowered only for 
a period between the above two '255' signals. This output voltage con-
trols switch 5J^  by which a write clock or read clock is selected. Also 
an inverted output of 93 (3) is fed into the board under test, and this 
controls the electronic switches on the board. The write or read clock 
passed through 1^_ is used, after shaping by 121(1), or read clock passed 
through is used, after shaping by 121(1) , for the address code 
generator. The same pulses are delayed by a delay circuit, 04/1 to 6, 
and these pulses are used for the CE (chip enable) signal. 
Address-code generator This consists of two binary-code ICs, 
93(1) and 93(2) . The positive-going pulse output of 121(2) is used to 
reset the address-code generator, so that the start of the binary code 
is synchronized with the start of the tape codes. 
Fig. 26 shows the circuit board of the test unit, 
the connections within the test unit. 
Table 9 shows 
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Fig. 25 Circuit diagram of the memory -test unit. 
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Table 9 Connections of the memory test unit. 
Test—unit Wire Connection Function 
circuit colour 
board, pin -
1^ 0 . 
1 Gn CH133/3 OV 
2 Bk CH133/2 +5V 
3 . W/Or C1I133/1 B-OLK 
4 W CF103/9 W-CLK 
5 W C1JT/C9 SW 
6 Ek CITT/Cll R/¥ 
7 W/Or CUT/CIO CE 
Oil 
CI 2 
013 
C27 
028 
C29 
030 
8 V Micro SW 
9 Gn Micro SW Start 
10 Or/a CT103/10 Tape-
12 control 
11 Gj CN103/1 & C1JT/N35 Data 1 
12 V 2 »40 2 
13 Ba 3 »26 3 
14 Gn 4 K25 4 
15 1 5 B27 5 
16 Or 6 K28 6 
17 E 7 529 7 
18 Bn 8 N30 8 
19 E CUT/C5 Addr. 0 
20 Bn 04 1 
21 Or 03 2 
22 I 02 3 
23 Gn 01 4 
24 Be 06 5 
25 T 07 6 
26 Gy 08 7 
Connector 
ONT pin • 
No. 
Wire 
colour 
C onnection Function 
N16 
H17 
Gn OU133/3 OV 
ma 
Niq 
Bk CN133/2 +10V 
H20 Gn GIJ133/3 OV 
• A 21 R Cia33/5 +12V* 
H22 Gn Gia33/3 OV 
XJ23 Be CA133/4 -12V* 
M24 Gn CN133/3 OV 
•Through the current-mesuring terminals. 
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6.2 Test tapes 
Five different test tapes are required for testing all the modes of 
the input memory system. Although 8-track punched tapes are used in 
these examples, other types of tapes can be used, providing they have 
the same formats as the examples and a suitable tape-reader is used. 
The natural binary code is used for the actual test tapes. However, 
for simplicity, decimal figures are used to describe the formats of the 
tapes in this chapter. For example, binary '11111111' is represented 
by decimal '255'. 
Test tape TEMB2 
255 0, 1, 2, 3, 254 255 
Start End Total 257 words 
This tape is used for testing each memory board separately. The tape 
should be formed in an endless loop, with a space of aDout 100 words. 
This tape can be run in either direction. 
Test tape TWMl 
255 0, 254 1, 253 2, 252 • • • • 254, 0 255 
Start 72 times 72 times 72 times 72 times End 
Total 36722 words 
This tape is used for testing the whole system in write mode 1. The 
margins are the same as above. 
Test tape TWM2 
255 0, 1, 2, 3, 254 255 
Start 144 times End Total 36722 words 
This tape is used for testing the whole memory system in sequential write 
mode 2. Appropriate margins should be added before the 'Start' and after 
the 'End'. 
Test tape TRNDW 
^2 » - ^2 0 -
255 1, 1, 1, 0 1, 2, 2, 0 . . 1, 254, 254, 0 
Start 2, 1, 1, 0 2, 2, 2, 0 . . 2, 254, 254, 0 
3, 1, 1, 0 3, 2, 2, 0 3, 254, 254, 0 
144, 1, 1, 0 144, 2, 2, 0 . . 144, 254, 254, 0 255 
" 1 " 2 
Total 146882 words 
End 
This tape is used for testing the whole memory system in the random write 
mode. All the figures (words) from the 'Start' to 'End' should be punched 
continuously on a single tape. The figures in row Al represent 'group-
addresses' (from 1 to 144), and those in row A2 'addresses' in each set 
of memory packages (from 1 to 254). The figures in row D represent data 
(from 1 to 254). The row (-) represents spaces. The margins of the tape 
are the same as for TWMl. 
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Test tape TRNDR 
The format of this tape is the same as test tape TRNDW, but all the 
figures in row D are zero. This tape is used for reading the whole 
memory which is written by test tape TRNDW. 
6.3 Test of each memory board 
This test is applicable only to each of the memory boards, M2, M3, 
M4, M7, M8, M9, Mil, M13, Ml4, ML5, M16, Ml7, Ml8, M20, M21 and M22. 
The test should be carried out by using the memory test unit (chapter 6.2) 
so that the rest of the system is not involved. 
Before connecting a memory board to any active circuit, confirm the 
following resistances 
+5V supply line 
- 1 2 v supply line 
+12v supply line 
approx. 
approx. 
approx. 
where each value is referred to a resistance between each supply line on 
a memory board and its common line. Also each resistance value shown is 
for a case where a resistance-measuring current flows from the common 
line to each supply line. Note, the value is directional due to semi-
conductor circuits. 
Test each memory board by using the memory test unit with test tape 
TEMB2. All 8 channels of each memory board will be written simultaneously. 
The output of each channel can be observed, through its 5007/4, using a CRO. 
After the perfect operation of all the channels is confirmed by 
running test tape TEMB2 in a certain direction, reconfirm all the channels 
by running the tape in the other direction. In this way, all the bits of 
the memory can be examined. Note, bits in two series of natural binary 
code, 1 through 254, and 254 through 1, are reciprocal. 
The correct waveform should be as shown in Fig. 27a or Fig. 27b, 
depending on th?. direction of running the test tape. If only a few 
particular values in a particular channel deviate from the straight slope 
line of a waveform, as shown in Fig. , this suggests a faulty memory 
IC. In this case, the, replacement of the IC is the only solution. See 
Appendix 4 and 'Abnormal waveforms' in chapter 6.4, for other types of 
fault. 
Fig. 27 Normal waveforms Fig. 28 Waveform suggesting 
a faulty memory. 
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6.4 Test of the system through the analogue waveforms 
After the performance of each memory board has been confirmed by 
the previous test (6.3), a performance of the whole system (which is 
totally digital) in all the sequential modes can be confirmed rapidly 
by observing the analogue waveforms on a CRO from a DAC which is built 
in each channel of the memory. Each waveform is available from two 
different terminals 
A Pin 4 of each DAC (5007) with the maximum voltage of 0.4V, and 
Monitor terminal on the front panel with the maximum voltage, of 
0.04V in a reverse polarity to A. 
Note, is available only when the outputs of the channels (CN21 to CN26 
in the rear of the memory cabinet) are connected to their loads (LEDs in 
the main computation circuit, or external resistors of zero to about IK 
ohms). 
Normal waveforms 
Fig. 29 shows normal waveforms at A when the two test tapes are used. 
Note, if a test tape is run in a reverse direction, the slope in each 
figure will be reversed. However, it is not necessary to test the memory 
by running the test tapes in two directions, if the memory has already 
been tested by test tape TEMB2 in two directions. 
Channels 0, 2, 4 ... 254 
with test tape TWMl 
Channels 1, 3, 5 ... 253 
with test tape TWMl 
Any channel with 
test tape TWM2 
Fig. 29 Normal waveforms of ADC outputs with test tapes. 
Abnormal waveforms 
If the waveforms of the outputs of the system are not as shown in 
Fig. 29, there is a fault (or faults) in the system. Fig. 30 shows some 
examples of abnormal waveforms, with suggestions of possible faulty 
operations. 
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(1) No input data enters into the memory, although 
the read operation is normally carried out. 
Note, when the memory system is switched on for 
the first time, without input data, this waveform 
will be seen. There is no fault in this case. 
(2) The MSB line in a channel is cut off. 
(3) The 2nd-SB line in a channel is cut off. 
(4) The 6th-SB line in a channel is cut off. 
Note, a fault in a line other than these 
examples can easily be determined. 
(5) Two lines which carry different-bit signals are 
crossed, e.g. the 7th-bit line and the 8th-bit 
line. 
(6) This possible fault can occur only in write mode 1. 
Noise appears only one side of the slope. This 
suggests that the address-code generator is dis-
turbed by a regular noise. The noise possibly 
enters from the driving terminal or reset terminals 
of the generator, due to a faulty noise filter. 
(7) This is a similar case to the above, but caused by 
very occasional irregular noise, due again to a 
faulty filter. 
(8) In write mode 1, if the slope is reversed (compared 
with the expected slope) and some random noise is' 
observed at the same time, terminals of an IC on 
board MS, Ml2 or M19 are possibly opened. The noise 
and signal from the adjacent channel which has a 
reversed slope are picked up. 
(9) A thin image of a slope appearing beside the proper 
slope suggests that the switch-control terminals 
of 4016 (high input impedance) are opened, and 
switching is carried out by an improper signal. 
Fig. 30 Abnormal waveforms. 
6.5 Test of digital circuits in sequential modes 
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If the test described in chapter 6.4 is satisfactory, this proves 
the perfect performance of all the digital circuits in the system, 
except for a few circuits which are solely used for the random read/ 
write mode. In this case, no further test is required for the digital 
circuits for sequential modes. 
If the test of each memory board (chapter 4.3) is satisfactory, but 
the test of the whole system (chapter 4.4) is not satisfactory, then a 
fault (or faults) is suspected in the digital circuits of the system. 
See 'Abnormal waveforms' in chapter 4.4 and 'Guide to fault finding' in 
Appendix 4, for determining the type of fault and the location of the 
faulty circuit. Then compare the observed waveform against the correct 
waveforms shown in Tables 10 through 14. 
Table 10 Waveforms in the tape-control circuit and CSW-signal generator 
in control circuit board Ml. 
Function Board 
pin No 
Manual STAHIT 
10 pin Uo 
l2lU)/5 
00/1 
Waveforms 
Arbitary 
121C3)/6 
00/6 
STAPLT code 
on tape 30/8 Tape margin before 'START' 
121(2 J/1 
93(5)/14 
Reaet signal 
RST 121(2)/6 
CSW 028 93t5}/l2 
00/11 
CSH 04(1)/8 
Write clock 022 15715)/2 jirmjiiJirLTuiTL T-n«~Lnrir 
Read clock 020 157l5)/3 „'ii 
Ll 
L2 
13 
015 
014 
013 
04(1)/6 
/lO 
/12 
021 32/6 
Table 11 Waveforms in control circuit board Ml in sequential 
write and read modes. 
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l^mction 
Write clock 
Ptilse—width, 
control 
Bo ard 
Pin No 
IC T)in Ifo 
14/6 
157(5)/2 
121ll)/6 
08/10 
157(5)/9 
93(1)/l4 
9313)/14 
¥rite 
mode 1 
J_L L J 
Ml—LJ 
Writs 
mode 2 
Lj3_r-_n 
-ft. 
L J L — 1 
h 
Read 
mode 0 
ff V"' n ti t 
A 
B 
C 
D 
J1 
2 
3 
4 
5 
6 
7 
a 
9 
lii 
L2 
L3 
529 
K27 
NIO 
H19 
93U)/1 
9 
tt 
11 
157&),4 
7 
,9 
. 10 
93(2)/l 
9 
b 
11 
7 
9 
12 
rfTiT^fTpTHfiT 
9313)/1 
9 
6 
10 
15713)4 
'7 
9 
12 
1 4 15 
9 Q 7 14 
m a D; 9 cu ;3 
ON iH 
11 12 12. 
J3__C 
I 
I 
-
I 
I 
_r 
B17 
H18 
N19 
A 20 
M21: 
N22 
N23 
1124 
1125 
42/1 
2 
3 
4 
5 
6 
7 
@ 
9 
1<— S/^P^ 
015 
C14 
C13 
04ll)/6 
10 
13 
L 
Always 
£ 
Always fTIWflfllili!!!!!!! 
021 32/6 1 mill! 
=>p^ H 
Always 
^ t Write—clock period. : Read—clock period, X < Irrelevant, 
"yw r Controlled pulse width. 
Table 12 Waveforms in control circuit board Ml in sequential 
read modes 0 and 1. 
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Function Board. 
Pin No 
IC -D'in No Read 
mode 0 
Read 
mode 1 
Read 
clock G20 157(5)/3 
Pr P. 
til 
Conti-ol-
ed pulse 
of clock 
121(1 )/6 
157(5)/10 
93(3)/14 
H-
'ifli 'i-lif'l ' : 
STIfC out N39 93t4)/ll 
CSK 93(8) /2 ,3 Write IRead 
9 3 ( 8 ) y i 2 
14/11 L 
Alvays 
9 3 ( l ) / 2 , 3 
93(2j /2 ,3 L Always 
Address 
code 
K38 
N36 
N34 
1T35 
i r3 i 
N30 
H37 
N32 
1 
9 
8 
11 
1 
9 
8 
11 
-f 9 
11 
5 7 
fri 9 
rH 
11 
i l 1 TIPIff 
h" 
I . 
4. 
. I 
I 
nj 
t Read-olock period. X : Irrelevant. 
Table 13 Waveforms in sub-control circuit board M5 in sequential 
write and read modes. (Ml2 and Ml9 are identical to M5) 
6l 
Pimotioii 
A 
Board. 
FbiXo 
Hl6 
IG pin No 
154(l)/23 
154(2)/23 
154(3)/23 
Write 
mode 1 
4 k 2A 
Write 
mode 2 
I H I l H l ! i ! l i 
Read 
mode 0 
B H17 
154(l)/22 
154(2)/22 
154(3)/22 
fuiruiriTifif 
Bl8 
154ll)/2l 
154(2)/21 
154(3)/2l 
..jiniLL .JITLTLT 
Nl9 
N22 
154ll)/20 
154(2)/20 
154(3)/20 
154(1 )A8 
154(2)/I8 
154(3)/18 
H 
Always 
« J1 
J2 
J3 
323 
N24 
F25 
154(1)/l9 
154(2)/19 
154(3)/19 
11 %27 04/1,3,5 
9,11,13 
H r- -z/L 
jl; 1)1. 
H 
Always 
* EL 
K2 
K3 
K45 
K46 
K47 
K48 
la 
N2 
N3 
C37 
C38 
C39 
040 
Lines within 
the hoard 
08(1)/6 
3 
8 
08(12)/6 
3 
8 
11 
.JL 
_JL 
^/L 
1. All the 
ohaimelB 
All the 
chaimelff 
154(1)/l 
154(2)/! 
I ' 
I 
154(3)/l 
il7 
H h~ 
All the 
channel© 
H . 
Always 
. I Write-clook period. : Bead-clock period, X t 
* For hoard II12; J4 to J6; K48 to K95 should be applied, 
fbr board H19: J? to J9; Kg5 to K139 should be applied, 
the waveforms are independent of test tapes. 
Irrelevant. 
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Table 14 Waveforms in each memory board in sequential write/read modes. 
Fimc-
tion 
Bo ard 
Pin llo 
IC p in No Write mode 1 
Tat)e mil 
Write mode 2 
Ta-oe 
Read mode 0 
R/H Gil 
9112(1)/14 & 
911212)/14 
in 8 channels 
E 
Always 
CSW 09 
4016/5,6,12,13; 
4016/5,6,12,13 
in 8 chminels 
H 
Always 
TL 
Always 
1. 
Always 
KG" 
K1 
K2 
K3 
K4 
K5 
K6 
K7 
lao 
Nil 
1112 
H13 
N24 
H28 
N29 
N30 
9112(1)/l3 
9112(2;/13 
in each of 
these 
channels: 
Oh 1 
2 
3 
4 
5 
6 
7 
8 
m ' 
JiHL 
j p r 
J M 
In all the 
channels 
1 
2 
o3 
•^4 
7 
8 
N35 
N40 
H26 
N25 
Ifl5 
CIO 
N14 
If5 
4016(2) / ! 
9 
4 
3 
<D Q} 
C 
M C 
4016(1)/3 
1 
9 
11 
"3 
O 
As in 
tape 7HI41 
As in 
tape TWM2 
0 
1 
^3 
m A 
fl) ^ 
05 
C4 
C3 
02 
01 
06 
07 
08 
4 
, 3 
2 
wi5 
S s 
6 
7 
4 
3 
2 
1 
5 
6 
7 
o o 
^ r4 +» @ 
'3 
€ 
H X> J L 
J-lTLTLr 
f J 
5 4 
! : 
i : 
nd O 
•P O 
o 
o 
o 
-p 
10 
w 8 
\o 
d 
^ 0 
CM 
°^ 12 
"^ lOl 
o 
^ 81 
12 
Mil 
m I O 
r - l 
- 9 
5 
6 
7 
8 ' 
LTi 9 
10 
11 
12 
•5 
-3 
I 
<D 
j i r u u n 
7/4i» p 
. rumri 
-
I 
I 
S/2 P. 
/D ; Write-clocVc p e r i o d . /® ; R e a d - c l o c k p e r i o d . X : Irrelevant. 
18 "boards, M2, M3, ..... M22 are identical. 
63 
6.6 Test of the random write/read mode 
Keeping all the circuit boards in a normal operating state in the 
memory cabinet, apply test tape TRNDW for writing the test data. Then 
apply test tape TRNDR for reading it. The output should be printed in 
a digital form. The correct output should be as follows 
1, 2, 3, 4 254 (repeated in 144 sets) 
If the output does not agree with this, a fault (or faults) will 
be in the circuits which are solely used for the random mode. Compare 
the observed waveforms in the circuits against the correct waveforms 
shown in Table 15. 
Table 15 Waveforms in control circuit board Ml in 
the random write/read mode. 
Penctiozi Board 
Pin No 
,IC pin No Write fieadb 
Write clock 14/5 
Input 
A 
B 
Sampling ^  
code B 
n 
P2 
F3 
93(7 ; / l 
93(7 ) A 2 
93C7)/12 
04(2)/12 
04l2)/6 
08/6 
08/10 
08/11 
The same M in 
'•write', but 
period « 
Input data 
from tape to 
N8 
75(1)/3,6,7,2 
75(2)/ " 
7513V " 
75(4)/ " 
7515)/ " 
75(6)/ " 
A f-
Sampling 
75(1)/15,10,9,16 
7512)/ " At 
75(3)/15,10,9,16 
75(4)/ " 
75(5)/15,10,9,l6 
75(6)/ " 
A4_ 
Delayed & 
shaped P3 026 12114)/1 
RIO) read 
clock 
157(5)/3 
Output data N9 
to 
N16 . 
Data bus 
t Wrlte-clock period. i Read-clock period. X : Irrelevant. 
Waveforms for other parts of the circuit are not shown, since they 
dependon addressee, given in a random node. 
The movement of the tape in a random read mode depends on a related 
external system. 
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6.7 Adjustments 
The digital circuits in the input memory system do not require any 
adjustment, if they work properly. The analogue parts of the system 
require three types of adjustments only when the system is built for 
the first time or overhauled. 
(1) Power supply voltages 
The three power supply voltages should be adjusted to 
+12.OV ± 1% 
-12.0V + 1% 
+5.0V ± 2% 
(2) Pulse width of the reading clock 
Apply test tape TWM2, and observe the output waveforms of any 
memory channel through the monitor terminal (on the front panel of the 
memory cabinet) by a CRO. Generally two lines will be seen on the CRO, 
one being sloped, and the other one a horizontal line. Adjust the 
potentiometer, PULSE WIDTH (on the front panel), so that the horizontal 
line on the CRO cannot be seen, or very thin compared with the sloped 
line. 
Note, the above two lines are part of a single voltage, as shown 
in Fig. 31, which is a train of pulses. The pulse width, tp^, depends 
on the read-clock rate. Since the same pulse-width control circuit is 
used for the write clock, its pulse width is also controlled at the 
same time. However, this does not affect the performance of the system. 
pw 
Fig. 31 Output waveform seen on a CRO (left) and its details (right). 
(3) Full scale of each DAC 
Each memory channel has a DAC by which a digital signal is finally 
converted into analogue current. This conversion scale should be 
adjusted individually. 
Apply test tape TWM2, and observe the output waveform through the 
monitor terminal with a CRO whose sensitivity is calibrated to ±0.05%. 
Adjust a potentiometer in each channel (on the edge of each memory board) 
so that 
E = 0.400V ± 1% 
s 
where E is the voltage corresponding to the height of the slope shown 
in Fig.^31. 
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Table 16 is a summary of the performance of the input memory system. 
Fig. 32 shows the constant-current characteristic of the analogue output 
of one of the memory channels. Fig. 33 shows an example of the output 
current of a memory channel which was derived from a digital input in 
write mode 2. 
Table 16 Summary of performance of the input memory system 
Form of data 
Sequential write mode 1: y 
Sequential write mode 2: F 2 ( % ' y f t 
Random write/read mode, with addresses 
Data code 8-bit natural binary code, one word per data, from 0* to 254* 
Input 
Address code 
8-bit natural binary code 
000*-001* to 000*-254* 
001*-001* to 001*-245* ( U 
addresses 
143*-001* to 143*-254* 
Start/end codes 255* 
Channel Single parallel 8-bit TTL 
Write speed Arbitrary up to lOOK words/s 
Typical sequential mode, 500 words/s 
1 Type N-channel MOS large-scale ICs 
Capacity 8 bits X 256 increments x 144 channels 294,912 bits in all 
Memory 
Max store 
period 
As long as the power supply is maintained 
rH 
Form of data 
Sequential mode 0: Fft)^ y repeat continuously 
Sequential mods 1: F(x,yf ^  repeat with intervals 
Simultaneous outputs in 144 channels 
i 
1 
Type 
Analogue currents, signal (±2 mA) max) with 
a DC bias (8 mA) in each channel which can 
drive up to 5 optoelectronic couplers 
Output Read speed 
Arbitrary up to lOOK words/s (equivalent) 
Typically IK words/s (equivalent) 
Terminals Floating current output, independent of 
external load up to 500n 
1 
Read speed Arbitrary up to lOOK words/s 
1 
Data code 8-bit words 
Terminal Single channel 8-bit data bus, TTL logic 
, j Sync signal TTL logic, between an external apparatus 
j Programmed Write start. Write end, and Read start 
Control 
Manual 
Selection: Sequential or Random 
Write mode 1 or 2 
Read mode 0 or 1 
Read clock rates 
Adjustment: Read-clock pulse width 
Full scale of each analogue output 
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Accuracy 
Resolution 0.4% of the full scale 
Linearity Better than 0.4% 
Frequency range 
of analogue 
output 
This is limited by the IC in each output; 
DC to 10 kHz (-3 dB) with 747C. 
The ADC in each channel, DC to 1.8 MHz. 
Stability 
FS temp, coeffic. of the DAC, 10 ppm/°C 
Power-supply sensitivity of the DAC, 
+0.0003 
-0.002 * 
Temperature 
range 
Operation 0 to +50°C Limited by the power 
supply units Storage -55 to +85°C 
Power 
requirement 240V, 50 Hz, 0.65A rms (156w) 
Protection 
Voltage monitor for the +5V line 
High-voltage shut down (100 ns) 
240V AC-line shut down (50 ms) 
Audible alarm 
Protection for each power unit 
Dimensions 
& Weight 
Memory cabinet 50 X 35 X 22 (H) cm^ , 12.5 Kgr 
Power cabinet 50 X 35 X 22 (H) cm^, 14.0 Kgr 
*Natural binary code is represented by a decimal number for convenience. 
u 
12 
10 
INPUT: CONSTANT DIGITAL VALUE 
OUTPUT: CURRENT FROM 747C 
0 0.5 1 
LOAD RESISTANCE (KO) 
Fig. 32 Constant-current characteristic of the 
analogue output of a memory channel. 
This characteristic shows that the output current is independent of its load 
up to about 0.6 KQ which is equivalent to about 5 optoelectronic couplers. 
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Fig. 33 Example of the wind variation with time, reproduced by the 
input memory system. 
Input: Digital data of hourly-mean wind speed for- 10 days. 
Output: Analogue current through an optoelectronic coupler 
driven by one of the channels of the system. 
Intervals = lOOjaS. 
8. CONCLUSIONS 
A new electronic memory system has been developed by which the 
electronic model for tides and storm surges can more efficiently be 
operated with a higher accuracy and longer successive period than the 
previous memory. The new system can also be used as a general purpose 
random access memory for handling data relating to the project. 
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Appendix 1 FORMATS OF INPUT TAPES 
The input system has a set of input-data terminals into which any 
type of input signal can be fed, providing its format satisfies the 
specifications of the terminals. For simplicity, however, examples 
given in this appendix are only for punched tapes with a tape reader. 
Sequential modes 
An input-data tape for a sequential mode should have the following 
format:-
(1) The tape should have 8 tracks; 
(2) A word (or a single value) in the input data should be represented 
by an 8-bit natural binary code, from 0 to 254 in decimal equivalent; 
(3) ' 1' in the binary code should be represented in such a way that this 
produces a logic high signal at the input terminals of the system, 
and '0' in the reversed state; 
(4) Both the start code and end code are represented by binary '1111 1111' 
(254 in decimal equivalent). The start code should be put on the 
tape immediately before the first word of the input data, and the 
end code immediately after the last word of the input data; 
(5) All the 144 channels of the memory are read simultaneously with a 
synchronized timing. The order of reading words within each 
channel depends on the order in which they are written. There are 
two write modes:-
Write mode 1 
Fig. Al shows the relationship of the write words and read words. 
The input data should be written from the top-left to bottom-right 
continuously. Then the reading will be carried out from the top 
to bottom within each channel and all the channels simultaneously. 
The words in the 1st column of Fig. Al (indicated by 1 to 254) 
will come out in this order from the output terminal of the 1st 
channel, the 2nd column from the 2nd channel, and so on. 
Write mode 2 
(6) Fig. A2 is similar to Fig. Al, but for write mode 2. The input 
data should be written again from the top-left to bottom-right 
continuously. Then the reading will be carried out from the left 
to right (indicated by 1 to 254) within each channel and all the 
channels simultaneously. The words in the 1st horizontal line in 
Fig. will come out in this order at the output terminal of the 
1st channel, the 2nd line from the 2nd channel, and so on. 
If the use of the full memory is not required, parts of the memory 
can be left blank. The relationship of write and read of 'blank 
word' is exactly the same as in (5). However, a certain code 
should be filled in this position, otherwise a previously written 
word, or a random noise, can remain in this position of the memory. 
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k 144 channels 
Start 
Code 1 1 1 1 1 
2 2 2 2 2 
253 253 253 253 253 
254 254 254 254 254 End Code 
Fig. Al Format for write mode 1 
Start 
Code 1 2 3 253 
254 
1 2 3 253 254 
channels • • 
• • ; 
1 2 3 253 254 
1 2 3 253 254 
End 
Code 
Fig. A2 Format for write mode 2 
Note: The numbers in Figs. Al and A2 show the order of simultaneous 
reading, and not input data. 
Random mode 
The formats (1) to (4) for the sequential modes can equally be 
applied to the random mode. In this mode, each word in the input data 
must be accompanied by an address into which the word is written. 
Fig. A3 shows the format of one section consisting of two words for 
(Al and A2) , data (D) and a space (-) , where Al is from 1 to 144, and 
A2 is from 1 to 254. The order of such sections in the input data does 
not have to be considered, because each section has an address. The 
maximum number of the sections is 36576. Note, address 0 and 255 are 
not used. 
The formats by which data in a particular address is read is 
related to an external system (e.g. a printer). See instruction for 
each external system. 
^1 A2 D -
Fig. A3 Format for random write mode. 
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Appendix 2 SIMULATION OF A WRITE MODE 
An actual write-mode operation can be completed in a short time 
(about one minute at the longest, with the optical tape-reader) . This 
is, however, too short for checking various parts of the system in a 
write mode. In order to simulate a write mode operation for an 
adequate period for a test, the following procedure should be applied 
(1) Make a short tape in an endless loop which has no word. 
(2) Interrupt all the light beams in the tape-reader head a few times 
by using a piece of paper, so that the system turns into a write 
mode (this is indicated by the red LED 'ON' on the front panel of 
the input memory cabinet). 
(3) Apply the endless tape to the tape-reader, 
on the tape-reader. 
Set two of the switches 
1 and 3 Right side 
2 and 4 -> Irrelevant 
Note, the read mode can be kept for any length of time without any 
special procedure. 
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Appendix 3 OPERATING INSTRUCTIONS 
Preparation 
Connect the following 6 connectors 
CN130 (Memory cabinet) 
CN103 (Memory cabinet) 
CN21 to CN22 (Memory cabinet) 
Earth terminal (Memory cabinet) 
Power line (Main cabinet) 
CNll (Tape-reader) 
CN130 (Power-supply cabinet) 
CN103 (Tape-reader) 
Main computation cabinet 
Earth terminal (Control cabinet) 
240V AC line 
CNll (Control cabinet) 
Switch on:-
Power switch (Control cabinet) 
Power switch (Memory cabinet) 
Red light will be ON. 
4 red lights will be ON. 
If one of the 4 lights (possibly -12v indicator) does not come ON, 
try again after switching off for a few seconds. 
Selection of operating modes 
Select the write mode and read mode required 
Sequential or random mode switch (on the rear panel) 
Write mode 1 or 2 switch (on the front panel) 
Read mode 0 or 1 switch (on the front panel) 
Starting an input tape 
A Tape-reader switches should be 1 -> Left side, 3 Neutral. 
2 and 4 are irrelevant. 
B 
D 
TAPE KNOB READ HEAD FELT PAD START CODE 
The input tape should be wound onto a reel, and the reel should 
be supported by a holder, so that the tape can be pulled at a 
speed of about 1.3 m/s. Prepare a large box into which the tape 
is fed, unless an appropriate take-up reel is available. 
Pass the tape through the felt pad and read head. Position the 
start code about 10 cm before the read head, and lock the knob. 
Press the red button on the memory cabinet. The tape will run 
until the end code passes through the read head. Then the tape 
will stop, and read mode will start automatically. 
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Note If the output of any memory channel is monitored by a CRO, the 
following patterns can be seen for a correct starting. 
J_ When the power switch 
is set to ON. 
2 During a write mode. After a write mode 
has been started. 
4. Protection circuits 
In order to protect the memory system from a high voltage, the +5v 
supply line of the memory is continuously monitored by an electronic 
circuit. If this voltage is changed accidentally, other dc power supply 
lines will be shut down within 100 ns. The 240V ac line will be cut off 
within 50 ms. Then a buzzer will be heard. 
If this happens, disconnect the 240V connector from the ac power 
line, and eliminate the cause of the fault. The protection circuit 
(located at the rear of the power supply cabinet) can be reset in the 
following way:-
_1_ Press the lever downwards. 
2 Press the button. 
3 Then release the lever. 
Button 
Lever 
Note Each power supply unit (+5V, -12V or +12V) has its own protection 
circuit and a fuse. The 240V connector also has a fuse. 
5. Random read mode 
Since this operation is related to an external system, follow the 
instructions for each external system. 
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Appendix 4 GUIDE TO FAULT FINDING 
Most parts of the input memory system are used for both the sequential 
and random modes, and only minor parts are used for the random mode only. 
The former can be tested rapidly by using sequential mode test tapes and 
observing the outputs on a CRO. The latter requires a checking with a 
numerical printer, but the circuits involve a few components. 
If an abnormal waveform is found in a sequential mode test, most types 
of fault can be analysed by the waveforms shown in Fig. . Although the 
type of fault itself suggests the location of the faulty circuit, the 
following considerations also help to find the location, 
(1) If a common type of fault is found throughout all the memory channels, 
the fault will be in the control circuit. 
(2) If a common type of fault is found throughout a group of 6 memory 
boards (e.g. M2, M3, M4, M5, M7 and M8) , and not in other groups, the fault 
will be one of the sub-control circuit boards related to this group 
(e.g. M5), 
(3) If a fault is found in a single memory board only, the fault will be 
either the board itself or in a circuit of the relevant sub-control board. 
(4) In the case of (1) to (3), the relevant board-connectors and wirings 
should be checked. 
(5) If a fault is in a memory board, the faulty component can more easily 
be found by testing this board with the memory test unit. 
(6) In most cases, a board which has a possible fault can be confirmed 
by replacing this with an identical board. Note, the 18 memory boards, 
M2, M3 ... M22 are identical; the 3 sub-cpntrol boards, M5, Ml2 and Ml9 
are also identical. Similarly, an IC which has a possible fault can be 
confirmed by replacing this with an identical type of IC. 
(7) Most faults, other than faulty ICs or wrong wiring, are dry-joints 
or short-circuits due to imperfect soldering. 
(8) If test tape TEMB2 does not start in a test with the memory test 
unit, this suggests accidental contact (or contacts) in the data bus, 
address bus, R/'W lines, CE lines or SW lines on the board. 
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Appendix 5 EXTRACTING A CIRCUIT BOARD 
A simple tool as shown in a has been prepared. Each memory board 
(M2, M3 etc) has two holes in its upper and lower parts. Use one of 
them for extracting the board with the tool, as shown in b or £. Each 
sub-control circuit board (M5, Ml2 or ML9) has a hole for extracting 
it with the tool. Pull the board as shown in d. 
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